dsPIC33FJ64GS610
dsPIC33FJ64MC202 dsPIC33FJ64MC204 dsPIC33FJ64MC506 dsPIC33FJ64MC506A dsPIC33FJ64MC508 dsPIC33FJ64MC508A dsPIC33FJ64MC510 dsPIC33FJ64MC510A dsPIC33FJ64MC706 dsPIC33FJ64MC706A dsPIC33FJ64MC710 dsPIC33FJ64MC710A dsPIC33FJ64MC802 dsPIC33FJ64MC804dsPIC33FJ64GS610
Support summary
ICSP Connection
dsPIC33FJ64GS610 has more than one pair of PGECx and PGEDx pins. You can use any pair, but you must use them as a pair. For example, if PGEC2 is used for ICSPCLK, then ICSPDAT must be connected to PGED2.
All VSS and VDD pins must be connected. Even if one of these pins is not connected, programming may fail.
PGEC3/PGED3 pair does not work on this device.
Programming Benchmarks
We have measured time necessary to program and verify dsPIC33FJ64GS610.
Operation | FCKSM=0x | FCKSM=1x | Programming and Verification | 2.0s | 2.6s | Programming only | 1.9s | 1.9s | Verification only | 1.2s | 1.2s |
---|
The measurements reflect the time necessary to program/verify the entire chip, including all user programmable memory areas.
Debugging
NSDSP firmware contains all the necessary provisions for debugging dsPIC33FJ64GS610 and may be debugged when debugging software becomes available.
dsPIC33FJ64GS610 uses ordered halting, has 6 hardware breakpoints.
Debugging does not consume resources in the user space.
Links
© 2007-2025 Northern Software Inc. All Rights Reserved.